AG903ライブラリリファレンス
内容インデックスホーム
AG903_sdmcreg.h マクロ
マクロ
名前 
説明 
SDMC Base Address 
SDMCController_Feature CH1_FDEPTH-bit mask 
SDMCController_Feature CH1_FDEPTH-bit position 
SDMCController_Feature CH2_FDEPTH-bit mask 
SDMCController_Feature CH2_FDEPTH-bit position 
SDMCController_Feature CH3_FDEPTH-bit mask 
SDMCController_Feature CH3_FDEPTH-bit position 
SDMCController_Feature CH4_FDEPTH-bit mask 
SDMCController_Feature CH4_FDEPTH-bit position 
SDMCController_Feature CH5_FDEPTH-bit mask 
SDMCController_Feature CH5_FDEPTH-bit position 
SDMCController_Feature CH6_FDEPTH-bit mask 
SDMCController_Feature CH6_FDEPTH-bit position 
SDMCController_Feature CH7_FDEPTH-bit mask 
SDMCController_Feature CH7_FDEPTH-bit position 
SDMCController_Feature CH8_FDEPTH-bit mask 
SDMCController_Feature CH8_FDEPTH-bit position 
SDMCController_Feature CHN-bit mask 
SDMCController_Feature CHN-bit position 
SDMCController_Feature EBI-bit position 
SDMCController_Feature EBNK-bit mask 
SDMCController_Feature EBNK-bit position 
SDMCController_Revision MAJOR_VER-bit mask 
SDMCController_Revision MAJOR_VER-bit position 
SDMCController_Revision MINOR_VER-bit mask 
SDMCController_Revision MINOR_VER-bit position 
SDMCController_Revision REV_VER-bit mask 
SDMCController_Revision REV_VER-bit position 
SDMCExternal_Bank BASE-bit mask 
SDMCExternal_Bank BASE-bit position 
SDMCExternal_Bank EN-bit mask 
SDMCExternal_Bank EN-bit position 
SDMCFlush_Request FLUSHCHN-bit mask 
SDMCFlush_Request FLUSHCHN-bit position 
SDMCFlush_Request FLUSHCMPLT-bit mask 
SDMCFlush_Request FLUSHCMPLT-bit position 
SDMCMobile_SDRAM_Support DS-bit position 
SDMCMobile_SDRAM_Support MOBILE-bit mask 
SDMCMobile_SDRAM_Support MOBILE-bit position 
SDMCMobile_SDRAM_Support PASR-bit mask 
SDMCMobile_SDRAM_Support PASR-bit position 
SDMCRead_Arbitration CH1GW-bit mask 
SDMCRead_Arbitration CH1GW-bit position 
SDMCRead_Arbitration CH2GW-bit mask 
SDMCRead_Arbitration CH2GW-bit position 
SDMCRead_Arbitration CH3GW-bit mask 
SDMCRead_Arbitration CH3GW-bit position 
SDMCRead_Arbitration CH4GW-bit mask 
SDMCRead_Arbitration CH4GW-bit position 
SDMCRead_Arbitration CH5GW-bit mask 
SDMCRead_Arbitration CH5GW-bit position 
SDMCRead_Arbitration CH6GW-bit mask 
SDMCRead_Arbitration CH6GW-bit position 
SDMCRead_Arbitration CH7GW-bit mask 
SDMCRead_Arbitration CH7GW-bit position 
SDMCRead_Arbitration CH8GW-bit mask 
SDMCRead_Arbitration CH8GW-bit position 
SDMCSDRAM_Configuration_1 BNKSIZE-bit mask 
SDMCSDRAM_Configuration_1 BNKSIZE-bit position 
SDMCSDRAM_Configuration_1 DDW-bit position 
SDMCSDRAM_Configuration_1 DSZ-bit position 
SDMCSDRAM_Configuration_1 MBW-bit position 
SDMCSDRAM_Configuration_2 AMTSEL-bit mask 
SDMCSDRAM_Configuration_2 AMTSEL-bit position 
SDMCSDRAM_Configuration_2 IPREC-bit mask 
SDMCSDRAM_Configuration_2 IPREC-bit position 
SDMCSDRAM_Configuration_2 IREF-bit mask 
SDMCSDRAM_Configuration_2 IREF-bit position 
SDMCSDRAM_Configuration_2 ISMR-bit mask 
SDMCSDRAM_Configuration_2 ISMR-bit position 
SDMCSDRAM_Configuration_2 PWDN-bit mask 
SDMCSDRAM_Configuration_2 PWDN-bit position 
SDMCSDRAM_Configuration_2 SREF_MODE-bit mask 
SDMCSDRAM_Configuration_2 SREF_MODE-bit position 
SDMCSDRAM_Configuration_2 SREF-bit mask 
SDMCSDRAM_Configuration_2 SREF-bit position 
SDMCSDRAM_Configuration_2 T_PDSR-bit mask 
SDMCSDRAM_Configuration_2 T_PDSR-bit position 
SDMCSDRAM_Timing_1 TCL-bit mask 
SDMCSDRAM_Timing_1 TCL-bit position 
SDMCSDRAM_Timing_1 TRAS-bit mask 
SDMCSDRAM_Timing_1 TRAS-bit position 
SDMCSDRAM_Timing_1 TRCD-bit mask 
SDMCSDRAM_Timing_1 TRCD-bit position 
SDMCSDRAM_Timing_1 TRF-bit mask 
SDMCSDRAM_Timing_1 TRF-bit position 
SDMCSDRAM_Timing_1 TRP-bit mask 
SDMCSDRAM_Timing_1 TRP-bit position 
SDMCSDRAM_Timing_1 TWR-bit mask 
SDMCSDRAM_Timing_1 TWR-bit position 
SDMCSDRAM_Timing_2 INI_PREC-bit mask 
SDMCSDRAM_Timing_2 INI_PREC-bit position 
SDMCSDRAM_Timing_2 INI_REFT-bit mask 
SDMCSDRAM_Timing_2 INI_REFT-bit position 
SDMCSDRAM_Timing_2 REF_INTV-bit mask 
SDMCSDRAM_Timing_2 REF_INTV-bit position 
Copyright (c) 2017-2025 Axell Corporation. All rights reserved.