AG903ライブラリリファレンス
内容インデックスホーム
Body Source
本文ソース
1: 8: 9: 13: 14: #ifndef _AG903_WDT_REGMAP_H_ 15: #define _AG903_WDT_REGMAP_H_ 16: 17: 18: #include "AG903_regmap.h" 19: 20: #ifndef __I 21: 22: #define __I volatile const 23: #endif 24: #ifndef __O 25: 26: #define __O volatile 27: #endif 28: #ifndef __IO 29: 30: #define __IO volatile 31: #endif 32: 33: 34: typedef struct { 35: 36: union { 37: __I uint32_t WdCounter; 38: }; 39: 40: union { 41: __IO uint32_t WdLoad; 42: }; 43: 44: union { 45: __O uint32_t WdRestart; 46: 47: struct { 48: __O uint32_t WdRestart : 16; 49: } WdRestart_bits; 50: }; 51: 52: union { 53: __IO uint32_t WdCR; 54: 55: struct { 56: __IO uint32_t WdEnable : 1; 57: __IO uint32_t WdRst : 1; 58: __IO uint32_t WdIntr : 1; 59: __IO uint32_t WdExt : 1; 60: __IO uint32_t WdClock : 1; 61: } WdCR_bits; 62: }; 63: 64: union { 65: __I uint32_t WdStatus; 66: 67: struct { 68: __I uint32_t WdStatus : 1; 69: } WdStatus_bits; 70: }; 71: 72: union { 73: __O uint32_t WdClear; 74: 75: struct { 76: __O uint32_t WdClear : 1; 77: } WdClear_bits; 78: }; 79: 80: union { 81: __IO uint32_t WdIntrlen; 82: 83: struct { 84: __IO uint32_t WdIntrlen : 8; 85: } WdIntrlen_bits; 86: }; 87: 88: union { 89: __I uint32_t WdRevision; 90: }; 91: 92: 93: }AG903_WDT_Type; 94: 95: #define AG903_WDT ((volatile AG903_WDT_Type *) AG903_WDT_BASE) 96: 97: 98: #define AG903_WDT_WdCounter_WdCounter_POS 0 99: #define AG903_WDT_WdCounter_WdCounter_MSK (0xffffffffUL << AG903_WDT_WdCounter_WdCounter_POS) 100: 101: #define AG903_WDT_WdLoad_WdLoad_POS 0 102: #define AG903_WDT_WdLoad_WdLoad_MSK (0xffffffffUL << AG903_WDT_WdLoad_WdLoad_POS) 103: 104: #define AG903_WDT_WdRestart_WdRestart_POS 0 105: #define AG903_WDT_WdRestart_WdRestart_MSK (0xffffUL << AG903_WDT_WdRestart_WdRestart_POS) 106: 107: #define AG903_WDT_WdCR_WdEnable_POS 0 108: #define AG903_WDT_WdCR_WdEnable_MSK (0x1UL << AG903_WDT_WdCR_WdEnable_POS) 109: #define AG903_WDT_WdCR_WdRst_POS 1 110: #define AG903_WDT_WdCR_WdRst_MSK (0x1UL << AG903_WDT_WdCR_WdRst_POS) 111: #define AG903_WDT_WdCR_WdIntr_POS 2 112: #define AG903_WDT_WdCR_WdIntr_MSK (0x1UL << AG903_WDT_WdCR_WdIntr_POS) 113: #define AG903_WDT_WdCR_WdExt_POS 3 114: #define AG903_WDT_WdCR_WdExt_MSK (0x1UL << AG903_WDT_WdCR_WdExt_POS) 115: #define AG903_WDT_WdCR_WdClock_POS 4 116: #define AG903_WDT_WdCR_WdClock_MSK (0x1UL << AG903_WDT_WdCR_WdClock_POS) 117: 118: #define AG903_WDT_WdStatus_WdStatus_POS 0 119: #define AG903_WDT_WdStatus_WdStatus_MSK (0x1UL << AG903_WDT_WdStatus_WdStatus_POS) 120: 121: #define AG903_WDT_WdClear_WdClear_POS 0 122: #define AG903_WDT_WdClear_WdClear_MSK (0x1UL << AG903_WDT_WdClear_WdClear_POS) 123: 124: #define AG903_WDT_WdIntrlen_WdIntrlen_POS 0 125: #define AG903_WDT_WdIntrlen_WdIntrlen_MSK (0xffUL << AG903_WDT_WdIntrlen_WdIntrlen_POS) 126: 127: #define AG903_WDT_WdRevision_WdRevision_POS 0 128: #define AG903_WDT_WdRevision_WdRevision_MSK (0xffffffffUL << AG903_WDT_WdRevision_WdRevision_POS) 129: 130: #endif 131:
Copyright (c) 2017-2025 Axell Corporation. All rights reserved.