|
名前 |
説明 |
|
UARTnMCR Address (n=0..3) | |
|
UARTnMCR DMAmode2-bit mask | |
|
UARTnMCR DMAmode2-bit position | |
|
UARTnMCR DTR-bit mask | |
|
UARTnMCR DTR-bit position | |
|
UARTnMCR Loop-bit mask | |
|
UARTnMCR Loop-bit position | |
|
UARTnMCR Out1-bit mask | |
|
UARTnMCR Out1-bit position | |
|
UARTnMCR Out2-bit mask | |
|
UARTnMCR Out2-bit position | |
|
UARTnMCR Out3-bit mask | |
|
UARTnMCR Out3-bit position | |
|
UARTnMCR RTS-bit mask | |
|
UARTnMCR RTS-bit position |