IIC Register Definition
IIC Register Definition
none
AXELL CORPORATION
2017_10_20 Auto-generated.
|
名前 |
説明 |
|
IICn Base Address | |
|
IICn Base Address | |
|
IICn Base Address (n=0..1) | |
|
IICnBMR Address (n=0..1) | |
|
IICnBMR SCLin-bit mask | |
|
IICnBMR SCLin-bit position | |
|
IICnBMR SDAin-bit mask | |
|
IICnBMR SDAin-bit position | |
|
IICnCDR Address (n=0..1) | |
|
IICnCDR COUNT-bit mask | |
|
IICnCDR COUNT-bit position | |
|
IICnCR Address (n=0..1) | |
|
IICnCR ALI_EN-bit mask | |
|
IICnCR ALI_EN-bit position | |
|
IICnCR BERRI_EN-bit mask | |
|
IICnCR BERRI_EN-bit position | |
|
IICnCR DRI_EN-bit mask | |
|
IICnCR DRI_EN-bit position | |
|
IICnCR DTI_EN-bit mask | |
|
IICnCR DTI_EN-bit position | |
|
IICnCR GC_EN-bit mask | |
|
IICnCR GC_EN-bit position | |
|
IICnCR I2C_EN-bit mask | |
|
IICnCR I2C_EN-bit position | |
|
IICnCR I2C_RST-bit mask | |
|
IICnCR I2C_RST-bit position | |
|
IICnCR NACK-bit mask | |
|
IICnCR NACK-bit position | |
|
IICnCR SAMI_EN-bit mask | |
|
IICnCR SAMI_EN-bit position | |
|
IICnCR SCL_EN-bit mask | |
|
IICnCR SCL_EN-bit position | |
|
IICnCR SCL_LOW-bit mask | |
|
IICnCR SCL_LOW-bit position | |
|
IICnCR SDA_LOW-bit mask | |
|
IICnCR SDA_LOW-bit position | |
|
IICnCR START-bit mask | |
|
IICnCR START-bit position | |
|
IICnCR STARTI_EN-bit mask | |
|
IICnCR STARTI_EN-bit position | |
|
IICnCR STOP-bit mask | |
|
IICnCR STOP-bit position | |
|
IICnCR STOPI_EN-bit mask | |
|
IICnCR STOPI_EN-bit position | |
|
IICnCR TB_EN-bit mask | |
|
IICnCR TB_EN-bit position | |
|
IICnCR Test_bit-bit mask | |
|
IICnCR Test_bit-bit position | |
|
IICnDR Address (n=0..1) | |
|
IICnDR DR-bit mask | |
|
IICnDR DR-bit position | |
|
IICnFeature Address (n=0..1) | |
|
IICnFeature SMBUS-bit mask | |
|
IICnFeature SMBUS-bit position | |
|
IICnRevision Address (n=0..1) | |
|
IICnRevision REVISION-bit mask | |
|
IICnRevision REVISION-bit position | |
|
IICnSAR Address (n=0..1) | |
|
IICnSAR EN10-bit mask | |
|
IICnSAR EN10-bit position | |
|
IICnSAR SAR-bit mask | |
|
IICnSAR SAR-bit position | |
|
IICnSAR SAR10-bit mask | |
|
IICnSAR SAR10-bit position | |
|
IICnSR Address (n=0..1) | |
|
IICnSR ACK-bit mask | |
|
IICnSR ACK-bit position | |
|
IICnSR AL-bit mask | |
|
IICnSR AL-bit position | |
|
IICnSR ALERT-bit mask | |
|
IICnSR ALERT-bit position | |
|
IICnSR ARA-bit mask | |
|
IICnSR ARA-bit position | |
|
IICnSR BB-bit mask | |
|
IICnSR BB-bit position | |
|
IICnSR BERR-bit mask | |
|
IICnSR BERR-bit position | |
|
IICnSR DDA-bit mask | |
|
IICnSR DDA-bit position | |
|
IICnSR DR-bit mask | |
|
IICnSR DR-bit position | |
|
IICnSR DT-bit mask | |
|
IICnSR DT-bit position | |
|
IICnSR GC-bit mask | |
|
IICnSR GC-bit position | |
|
IICnSR I2CB-bit mask | |
|
IICnSR I2CB-bit position | |
|
IICnSR MEXT-bit mask | |
|
IICnSR MEXT-bit position | |
|
IICnSR RESUME-bit mask | |
|
IICnSR RESUME-bit position | |
|
IICnSR RW-bit mask | |
|
IICnSR RW-bit position | |
|
IICnSR SAL-bit mask | |
|
IICnSR SAL-bit position | |
|
IICnSR SAM-bit mask | |
|
IICnSR SAM-bit position | |
|
IICnSR SEXT-bit mask | |
|
IICnSR SEXT-bit position | |
|
IICnSR START-bit mask | |
|
IICnSR START-bit position | |
|
IICnSR STOP-bit mask | |
|
IICnSR STOP-bit position | |
|
IICnSR SUSPEND-bit mask | |
|
IICnSR SUSPEND-bit position | |
|
IICnSR TOUTMax-bit mask | |
|
IICnSR TOUTMax-bit position | |
|
IICnSR TOUTMin-bit mask | |
|
IICnSR TOUTMin-bit position | |
|
IICnTGSR Address (n=0..1) | |
|
IICnTGSR GSR-bit mask | |
|
IICnTGSR GSR-bit position | |
|
IICnTGSR TSR-bit mask | |
|
IICnTGSR TSR-bit position |
|
名前 |
説明 |
|
IICn Type |